RSA ENCRYPTION USING VLSI ARCHITECTURE FOR HIGH SPEED APPLICATIONS

Authors

  • Salai Thillai Thilagam J

DOI:

https://doi.org/10.29284/ijasis.3.2.2017.21-26

Keywords:

Encryption, RSA, modulo 2n 1, Xilinx ISE

Abstract

The major concern for the governments and private network communication is the security of systems against eavesdropping and illegal access. To overcome such illegal access the security of modern computer systems uses public-ciphers key namely Rivest, Shamir and Adleman (RSA). The RSA provides both authentication and secrecy of communication. In conventional encryption method the cryptography using RSA provides good secrecy and reduces area but generates more delay due to time taken by the multiplication part. To overcome such a problem, a 32-bit RSA using modulo (2n+1) multiplication based VLSI architecture is presented in this study. This method offers less delay with high performance which can be used in any communication network field. The proposed method is implemented using Xilinx 12.4 ISE and simulated in MODELSIM 6.3c.

Downloads

Published

2017-12-28

Issue

Section

Articles

How to Cite

[1]
S. T. T. . J, “RSA ENCRYPTION USING VLSI ARCHITECTURE FOR HIGH SPEED APPLICATIONS ”, IJASIS, vol. 3, no. 2, pp. 21–26, Dec. 2017, doi: 10.29284/ijasis.3.2.2017.21-26.

Share