An Energy-Efficient And Reliable Asynchronous Messaging Framework For Multi-Core Socs

G. Munirathnam; Y. Murali Mohan Babu

doi:10.29284/y1gjkt89

Authors

G. Munirathnam Assistant Professor In Ece Department
Y. Murali Mohan Babu Professor In Ece Department Nbkrist, Vidyanagar, A.P.

DOI:

https://doi.org/10.29284/y1gjkt89

Keywords:

multi-core technology, processing cores, imperfect fault tolerance, adaptive routing algorithms, hybrid routing strategy, dynamic routing adaption.

Abstract

In the modern era, multi-core technology is one of the effective communication between the various IP-enabled cores and it is a critical challenge. As more and more IP cores are integrated into multi-core system-on-chip (M-SoC), traditional bus architectures are inadequate to meet the performance demands of modern systems. Also, interconnection architecture for on-chip multi-core communication has an increasing presence in research due to its scalability and efficient communication. M-SoC is the integration of multiple processing cores to implement the communication performance effectively within the SoC. Consequently, conventional messaging protocols fail to optimize the clock distribution challenges and imperfect fault tolerance. To achieve better performance, adaptive routing algorithms need to monitor network status and make routing decisions informed by congestion data, which unavoidably increases design complexity and overhead. Therefore, this paper developed an Adaptive Fault Tolerant with Hybrid Congestion Aware routing protocol (AFT-HCARP) is designed to improve the performance while ensuring the asynchronous communication protocol. Here, a deterministic-adaptive hybrid routing strategy was utilized to reroute the transmitted messages around the overloaded modes. In addition, the proposed AFT-HCARP protocol is integrated with dynamic routing adaptation as well as a destination-based adaptive routing algorithm to validate the finest message transferring under several network conditions, which are varied under the fault scenarios. Moreover, the experimental outcomes were verified in terms of throughput performance under various fault conditions, latency to load, and finally comparative analysis is performed across the baseline protocols. Furthermore, the results show that developed AFT-HCARP reduces average packet delay as 3.8cycles and enhances the throughput as 0/0098 flit/node/cycle. From the comparison, fault recovery time is 4 cycles, and packet delivery ratio is 97.60% than the conventional routing schemes.

References

[1] Morell, José Ángel, and Enrique Alba. "Dynamic and adaptive fault-tolerant asynchronous federated learning using volunteer edge devices." Future Generation Computer Systems 133 (2022): 53-67.

[2] Tsoukas, Vasileios, et al. "Development of a dynamically adaptable routing system for data analytics insights in logistic services." Analytics 2.2 (2023): 328-345.

[3] Fang, Juan, et al. "TB-TBP: a task-based adaptive routing algorithm for network-on-chip in heterogenous CPU-GPU architectures." The Journal of Supercomputing 80.5 (2024): 6311-6335.

[4] Rao, Zheheng, et al. "DAR-DRL: A dynamic adaptive routing method based on deep reinforcement learning." Computer Communications 228 (2024): 107983.

com

[5] Ottaviano, Daniele. "Real-Time Virtualization of Mixed-Criticality Heterogeneous Embedded Systems for Fusion Diagnostics and Control." (2025).

[6] Spieck, Jan, Stefan Wildermann, and Jürgen Teich. "A Scenario-Based DVFS-Aware Hybrid Application Mapping Methodology for MPSoCs." ACM Transactions on Design Automation of Electronic Systems 29.4 (2024): 1-43.

[7] Lopes, Geaninne, César Marcon, and Fernando Moraes. "Application of Machine Learning Techniques for Secure Traffic in NoC-based Manycores." arXiv preprint arXiv:2501.12034 (2025).

[8] Dayarathna, Miyuru. "Automatic Tuning and Software Modularization Techniques for Optimized Large Scale Data Analytics."

[9] Benabdenbi, Mounir. Contributions to the Test, Fault Tolerance and Approximate Computing of System on a Chip. Diss. Université Grenoble Alpes, 2023.

[10] Siddagangappa, Renu. "Asynchronous NoC with fault tolerant mechanism: a comprehensive review." 2022 Trends in Electrical, Electronics, Computer Engineering Conference (TEECCON). IEEE, 2022.

[11] Guo, Bo, Huaming Liu, and Lei Niu. "Network-on-Chip (NoC) applications for iot-enabled chip systems: latest designs and modern applications." International Journal of High Speed Electronics and Systems 34.03 (2025): 2540027.

[12] Zerdani, Amina, and Fateh Boutekkouk. "An Overview of Formal Verification of Network-on-Chip (NoC) Methods." International Conference on Computing and Information Technology. Cham: Springer Nature Switzerland, 2023.

[13] Li, Zifei. Multicast router with fault tolerance mechanism for large-scale neuromorphic computing system. Diss. Technische Universität Wien, 2022.

[14] Nagalaxmi, T., E. Sreenivasa Rao, and P. Chandrasekar. "Design and Development of Low Power Clock and Data Recovery Circuit for Asynchronous Network on Chips." Journal of Integrated Circuits and Systems 17.3 (2022): 1-9.

[15] Muhsen, Yousif Raad, et al. "Routing Techniques in Network-On-Chip Based Multiprocessor-System-on-Chip for IOT: A Systematic."

[16] Pitre, Boisy Gene. A Hyper-Embedded Architecture for Area-Constrained System-on-Chip Applications. Diss. University of Louisiana at Lafayette, 2025.

[17] Yasrebi, Shahrouz, et al. "A fuzzy integrated congestion-aware routing algorithm for network on chip." Frontiers of Information Technology & Electronic Engineering 22.5 (2021): 741-755.

[18] Arrivé, Maël. "Determinism Enhancement in Embedded Systems for Aeronautics and Space applications." (2025).

[19] Cinque, Marcello, et al. "Evaluating virtualization for fog monitoring of real-time applications in mixed-criticality systems." Real-Time Systems 59.4 (2023): 534-567.

[20] Wicaksana, Arief, et al. "Maintaining Communication Consistency During Task Migrations in Heterogeneous Reconfigurable Devices." Multi-Processor System-on-Chip 1: Architectures (2021): 255-285.

[21] Shuvo, Amit Mazumder, et al. "A comprehensive survey on non-invasive fault injection attacks." Cryptology ePrint Archive (2023).

[22] SB, Sujata, and Anuradha M. Sandi. "Design and Implementation of High QoS 3D-NoC using Modified Double Particle Swarm Optimization on FPGA."

[23] Ottaviano, Daniele. "Real-Time Virtualization of Mixed-Criticality Heterogeneous Embedded Systems for Fusion Diagnostics and Control." (2025).

[24] Kaur, Simran Preet, et al. "A survey on scheduling and mapping techniques in 3D Network-on-chip." arXiv preprint arXiv:2211.02378 (2022).

[25] Million, Davy, et al. "Depth-First: A Deterministic and Scalable NoC Routing Protocol for 3.5 D Packaged Architectures." IEEE Journal on Emerging and Selected Topics in Circuits and Systems (2025).

[26] Reddy, B. Naresh Kumar, Md Zia Ur Rahman, and Aime Lay-Ekuakille. "Enhancing Reliability and Energy Efficiency in Many-Core Processors Through Fault-Tolerant Network-On-Chip." IEEE Transactions on Network and Service Management 21.5 (2024): 5049-5062.

[27] Spieck, Jan, Stefan Wildermann, and Jürgen Teich. "A Scenario-Based DVFS-Aware Hybrid Application Mapping Methodology for MPSoCs." ACM Transactions on Design Automation of Electronic Systems 29.4 (2024): 1-43.