DESIGN OF LOW POWER NOVEL GATE

Authors

  • Sagaya Lenin D
  • Himanshu Shekar

DOI:

https://doi.org/10.29284/ijasis.2.1.2016.19-23

Keywords:

Quantum Cost, Garbage Output, Low Power, VLSI

Abstract

Reversible logic gate design recovers the output from the input itself which is the novel gate for low power. This technology is widely used in VLSI design due to its low power. To achieve this, the number of input and outputs in the gate is equal. The function of the logic gates purely depends on the quantum cost function. Garbage output of the gates is ignored. Varieties of logic gates are available in the VLSI design. In this paper, different reversible logic gate functions are discussed. Also, it compares different adders with different gates.        

References

Z. Guan, W. Li, W. Ding, Y. Hang, and L. Ni, An arithmetic logic unit design based on reversible logic gates, IEEE Pacific Rim Conference on In Communications, Computers and Signal Processing, 2011, pp. 925-931.

P.H.S.T. Murthy, and R. Malleswara, 5T Clocked Carry Look-ahead adder design using MIFG, International Journal of Engineering Science and Technology, Vol. 2, 2010, pp. 1548-1555.

A.M. Shams, T.K. Darwish, and M.A. Bayoumi, Performance analysis of low-power 1-bit CMOS full adder cells, IEEE Transaction on Very Large Scale Integration, Vol. 10, No.1, 2002, pp. 20–29.

M. Zhang, J. Gu, and C.H. Chang, A novel hybrid pass logic with static CMOS output drive full-adder cell, In Proceedings of International Symposium on Circuits Systems, 2003, pp. 317–320.

A. Peres, Reversible logic and quantum computers, A Physical review, Vol. 32, No. 6, 1985, pp. 3266.

H.R. Bhagyalakshmi, and M.K. Venkatesha, An improved design of a multiplier using reversible logic gates, International journal of engineering science and technology, Vol. 2, No. 8, 2010, pp. 3838-3845.

L. Storme, A. De Vos, and G. Jacobs, Group theoretical aspects of reversible logic gates, Journal of Universal Computer Science, Vol. 5, No. 5, 1999, pp. 307-321.

P. Kerntopf, Synthesis of multipurpose reversible logic gates, IEEE Euromicro Symposium on Digital System Design, 2002, pp. 259-266.

A.N. Nagamani, H.V. Jayashree, and H.R. Bhagyalakshmi, Novel low power comparator design using reversible logic gates, Indian Journal of Computer Science and Engineering, Vol. 2, No. 4, 2011, pp. 566-574.

Downloads

Published

2016-06-30

How to Cite

D, S. L. ., & Himanshu Shekar. (2016). DESIGN OF LOW POWER NOVEL GATE. INTERNATIONAL JOURNAL OF ADVANCES IN SIGNAL AND IMAGE SCIENCES, 2(1), 19–23. https://doi.org/10.29284/ijasis.2.1.2016.19-23

Issue

Vol. 2 No. 1 (2016)

Section

Articles

License

This work is licensed under a Creative Commons Attribution 4.0 International License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.