[1]
E. V and S. A. . J, “A PARALLEL AND PIPELINED ARCHITECTURE FOR CORDIC ALGORITHM”, IJASIS, vol. 5, no. 2, pp. 23–31, Dec. 2019, doi: 10.29284/ijasis.5.2.2019.23-31.