[1]
T. . K.S, A. . S, and S. . K, “QCA DESIGN FOR 4-BIT ASYNCHRONOUS DOWN COUNTER”, IJASIS, vol. 3, no. 2, pp. 8–13, Dec. 2017, doi: 10.29284/ijasis.3.2.2017.8-13.