[1]
M. kumar, M. Pandey, and B. N. Rao, “Unified Optimization Strategies for CNN and SVM Hardware Accelerators on Reconfigurable FPGA Architectures”, IJASIS, pp. 2014–2032, Feb. 2026, doi: 10.29284/1d067457.