[1]
D. V. V. Teresa, D. A. N. Duraivel, M. Kokilamani, and M. S. R, “Cross-Technology Evaluation of a Gate-Diffusion-Input Magnitude Comparator for Scalable CMOS Architectures”, IJASIS, pp. 104–123, Jan. 2026, doi: 10.29284/ijasis.12.1.2026.104-123.