(1)
K.S, T. .; S, A. .; K, S. . QCA DESIGN FOR 4-BIT ASYNCHRONOUS DOWN COUNTER. IJASIS 2017, 3 (2), 8-13. https://doi.org/10.29284/ijasis.3.2.2017.8-13.